

# IC/semiconductors

**Chee Wee Liu (劉致為)**

**Distinguished/Chair Professor / IEEE Fellow, National Taiwan  
Univeristy**

**cliu@ntu.edu.tw**

**<http://www.nanosioe.ee.ntu.edu.tw>**

**High mobility/high K 3D x3D MEMORY**


**PPACR (performance, power, area, cost  
reliability)**

# 學未來，需要再學歷史

- 學生：物理好，數學好，化學好  
實驗好(人緣好, 黑手)
- 工程師：team work/meet deadline
- 管理：vision (IEDM/VLSI papers)

# Memory Hierarchy iPhone 7 plus

Speed



**A10**

L1: 64KB (instruction) +  
64KB (data) per core  
L2: 3MB (shared)  
L3: 4MB (shared)  
Cache : SRAM

3GB LPDDR4  
DRAM

32, 128, 256GB NAND flash


Capacity

**Gaps hopefully filled by MRAM**

Future:


AI, Big Data, Connectivity/Cloud=  
IC/Semiconductor

## Science vs Technology



- **Collection by Sensors: optical/MEMS/N-x node**
- **Connectivity : Wireless 5G (IOT + 4G/WiFi +mm Wave) +**
- **Cloud : compute (Intel/IBM) Memory (Samsung)**

This slide will be shown in the  
presentation




\*Covers only the Internet connection portion of systems.

# 2018 Top 16 Semiconductor Sales Leaders

2018 Rank	2017 Rank	Company	Headquarters	2017 Total Semi Sales (\$ M)	2017 Total Semi Sales (\$M)	2018/2017 Growth (%)
1	1	Samsung	South Korea	65,882	83,258	26%
2	2	Intel	U.S.	61,720	70,154	14%
3	4	SK Hynix	South Korea	26,722	37,731	41%
4	3	TSMC	Taiwan	32,163	34,209	6%
5	5	Micron	U.S.	23,920	31,806	33%
6	6	Broadcom Ltd	U.S.	17,795	18,455	4%
7	7	Qualcomm	U.S.	17,029	16,481	-3%
8	9	Toshiba/Toshiba memory	Japan	13,333	15,407	16%
9	8	TI	U.S.	13,910	14,962	8%
10	10	Nvidia	U.S.	9,402	12,896	37%
11	12	ST	Europe	8,313	9,639	16%
12	15	WD/SanDisk	U.S.	7,840	9,480	21%
13	11	NXP	Europe	9,256	9,394	1%
14	13	Infineon	Europe	8,126	9,246	14%
15	14	Sony	Japan	7,891	8,042	2%
16		MTK	Taiwan	7,821	7,900	1%

Source: IC Insights

# 半導體產業結構



1. 上下游產業鏈完整
2. 專業分工配合度高
3. 產業群聚效果顯著
4. 週邊支援產業完善

資料來源：工研院IEK(2004/03)

We need young talents



# Moore's Law (scaled FETs)

- Intel co-founder Gordon Moore noticed in 1964
- Transistor density on a chip doubles per generation (2x/generation)
- Amazingly still correct, likely to keep until 20xx

**MORE Than MOORE: Sensor/MEMS,  
Analog, RF, ...**


# How to do this

- Must: Device footprint (next generation) = L (current generation) x 0.7
- (optional) Chip area = 2x

# Road Map Semiconductor Industry

## 45 32 22/20 16/14

	1995	1997	1999	2001	2004	2007
Minimum feature size	<b>0.35</b>	<b>0.25</b>	<b>0.18</b>	<b>0.13</b>	<b>0.09</b>	<b>0.065</b>
DRAM Bits/chip	64 M	256 M	1 G	4 G	16 G	64 G
Cost/bits @ volume (millicents)	0.017	0.007	0.003	0.001	0.0005	0.0002
Microprocessor Transistors/cm <sup>2</sup>	4 M	7 M	13 M	25 M	50 M	90 M
Cost/Transistor @ volume (millicents)	1	0.5	0.2	0.1	0.05	0.02
ASIC Transistors/cm <sup>2</sup>	2 M	4 M	7 M	13 M	25 M	40 M
Cost/Transistor @ volume (millicents)	0.3	0.1	0.05	0.03	0.02	0.01
Wafer size (mm)	200	200	200 - 300	300	300	300



J. Chang et al., VLSI, 2017.


- SRAM 6T bit-cell area scaling trends from 0.13 $\mu\text{m}$  to 7nm technology nodes
- What does 7 nm node mean?

# Technology Portfolio

● → Available  
 ● → In Development


5 nm					●				
7 nm					●				
10 nm					●				
16/12 nm				●	●	●			
20 nm					●	●			
22 nm			●	●	●	●			
28 nm		●	●	●	●	●	●		
40 nm		●	●	●	●	●	●	●	●
65/55 nm		●	●	●	●	●	●	●	
90/80 nm		●	●	●	●		●	●	●
0.13/0.11 μm	●	●		●	●	●	●		●
0.18/0.15 μm	●	●	●	●	●	●	●		●
0.25 μm	●	●	●	●	●	●	●		●
0.35 μm	●	●	●	●	●	●	●		●
>0.5 μm	●	●	●	●	●	●	●		●
	←								→
	MEMS	Image Sensor	Embedded NVM	RF	Logic	Analog	High Voltage	Embedded DRAM	BCD-Power IC

- 3/2 nm technology node
- DRAM and FLASH




Design cost only, not include manufacturing

# Strained Si starting from 90 nm node



- Enabling technologies: high mobility, high-k/metal gate, 3D transistor


# IMEC VIEW OF TRANSISTOR ROADMAP




	2020	2021	2022	2023	2024
Gate Pitch	48nm	42nm	42nm	36-42nm	36-42nm
Metal Pitch	36nm	32nm	32nm	21-24nm	21-24nm
# Tracks	6.5T	6.5T	6.5T	5.5T-4.5T	4.5T-3T




21nm finfet pitch



Nanowire FET



CFET



VFET

Collage of transistor technology images including Ambipolar, TFET, 2D MX2 FET, Spin-Torque Majority Gate, CNTFET, Spin Wave Majority Gate, and IGZO.



# How far can we go?


Table 2: Device roadmap enabling More Moore scaling: 1) Device architecture, 2) Device module characteristics, 3) Performance boosters.

YEAR OF PRODUCTION	2015	2017	2019	2021	2024	2027	2030
Logic device technology naming	P70M56	P54M36	P42M24	P32M20	P24M12G1	P24M12G2	P24M12G3
Logic industry "Node Range" Labeling (nm)	"16/14"	"11/10"	"8/7"	"6/5"	"4/3"	"3/2.5"	"2/1.5"
Logic device structure options	finFET FDSOI	finFET FDSOI	finFET LGAA	finFET LGAA VGAA	VGAA, M3D	VGAA, M3D	VGAA, M3D
							
<b>DEVICE ARCHITECTURE &amp; MODULES</b>							
Starting substrate	Si, SOI	Si, SOI	Si,SOI, SRB, QW	Si,SOI, SRB, QW	Si,SOI, SRB, QW	Si,SOI, SRB, QW	Si,SOI, SRB, QW
N-channel	Si	sSi	sSi, Ge	sSi, sGe, IIIV	sSi, sGe, IIIV	sSi, sGe, IIIV	sSi, sGe, IIIV
P-channel	Si	Si,SiGe	Si,SiGe	Si,SiGe	Ge	Ge	Ge
Channel formation	Etch	Etch, EPI	Etch, EPI	Etch, EPI	Etch, EPI	Etch, EPI	Etch, EPI
Contact material	Silicide	Low-SBH	Low-SBH	Low-SBH	Low-SBH	Low-SBH	Low-SBH
Contact integration	EPI	EPI	EPI WAC	WAC	WAC	WAC	WAC
<b>DEVICE PERFORMANCE BOOSTERS</b>							
Main performance booster	SCE finHeight Vt	SCE finHeight Vt	Parasitics finHeight	Parasitics finHeight	Low Vdd 3D	Low Vdd 3D	Low Vdd 3D
Scaling focus	Perf	Power	Power	Power	Function	Function	Function
Channel strain	Yes	Yes	Yes	Yes	Yes	Yes	Yes
S/D strain	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Transport scheme	DD	Quasi Ballistic	Quasi Ballistic	Ballistic	Ballis tic TFET, JFET, NCMOS	Ballis tic TFET, JFET, NCMOS	Ballis tic TFET, JFET, NCMOS, Spin

Acronyms used in the table (in order of appearance): FDSOI: Fully-Depleted Silicon-On-Insulator (FDSOI), LGAA: Lateral Gate-All-Around-Device (GAA), VGAA: Vertical GAA, M3D: Monolithic-3D, SRB: Strain-Relaxation-Buffer, QW: Quantum well, SBH: Schottky Barrier Height, WAC: Wrap-around-contact, DD: Drift-diffusion, TFET: Tunneling FET, JFET: Junctionless FET, NCMOS: Negative-capacitance MOSFET.

# IC/Semiconductor

## 全球半導體與功率元件市場預測



# 2016年全球半導體元件市場


全球市場：338.9B美元

- Sensor: 9.1, 2.7%
- Discrete: 18.7, 5.6%
- Opto: 35, 10.4% : CIS, Si photonics
- IC:
  - Analog, 46.5, 13.8%
  - Memory, 72.4, 21.5% DRAM/FLASH
  - Micro, 62.5, 18.6%
  - Logic, 92.1, 27.4%

## Fab Equipping Spending over Time

(All Front End facilities. Including new, used, and in-house)


US \$ Billion



World Fab Forecast reports (Dec 4, 2017) published by SEMI


# Semiconductor Equipment Shares 2016-2017 YTD

SEMICONDUCTOR EQUIPMENT MARKET SHARE  
- CY 2016



Source: The Information Network ([www.theinformationnet.com](http://www.theinformationnet.com))


SEMICONDUCTOR EQUIPMENT MARKET SHARE  
- CY 2017 YTD



Source: The Information Network ([www.theinformationnet.com](http://www.theinformationnet.com))


## *Silicon Crystal Structure (Ge, SiGe, GeSn)*

- ***Unit cell*** of silicon crystal is cubic.
- ***Each Si atom has 4 nearest neighbors.***
- **Si  $sp^3$**
- **Conduction band is ?**
- **Valence band is ?**



EE: Large  $I_{on}$  and small  $V_{dd}$

- 要馬兒好又要馬兒不吃草



Inverter → Ring oscillator

- Charge/ Discharge speed =  $\frac{CV}{I}$
- Dynamic power dissipation  
 = Charging + Discharging  
 =  $\left(\frac{1}{2} CV_{DD}^2 + \frac{1}{2} CV_{DD}^2\right) \frac{1}{T}$   
 =  $CV_{DD}^2 f$



$$I_{on} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{gs} - V_t)^2$$

Large  $I_{on}$  → high speed CV/I


large  $\mu_n$ ,  $C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$  → large  $\epsilon_{ox}$  small

$t_{ox}$  → large tunneling current (big  $I_g$ )


$CV_{DD}^2 f$  → small  $V_{DD}$  → small  $SS$  → FinFET

$I_{off}$  : small tunneling (many sources)

- $\mu$ : high mobility,  $\epsilon$ : high K,  
3D transistor: W



# Power Saving : To Increase Mobility/high K





Power =  $CV_{DD}^2 f \quad \downarrow$

$C_{ox} = \epsilon / t_{ox}$

- Channel: Strained Si  $\Rightarrow$  SiGe  $\Rightarrow$  Ge ?


# Strained Si at room temperature (90 nm)



M. H. Lee et al., IEDM, 69 (2003).

- The tensile strain lowers  $\Delta 2$  valleys with low in-plane effective mass.
- More electron in high mobility  $\Delta 2$  valleys
- $\sim 2x$  enhancement
- Hole?


# Record High 2DEG Mobility (2.4 M cm<sup>2</sup>/V s)



*M. Yu. Melnikov et al., APL, 106, 092102 (2015).*



*Collaborate with Prof. S. V. Kravchenko, Northeastern Univ.*

- $2.4 \times 10^6 \text{ cm}^2/\text{V s}$  by the reduction of background charges from  $2.3 \times 10^{14} \text{ cm}^{-3}$  to  $1.2 \times 10^{14} \text{ cm}^{-3}$ .



- Ge has 3x electron mobility and 4x hole mobility of Si.


# SiGe channel PFET using Si cap



- Si cap for high K/metal gate
  - 3x mobility enhancement
- ROC patent 2006

C.Y. Peng APL 2007,

# Effects of High-k



$$I_{on} = \frac{\mu_{eff} C_{ox, inv} W}{2 L} (V_{gs} - V_T)^2, \text{ where } C_{ox, inv} = \frac{\kappa \epsilon_0 A}{T_{inv}}$$

(1)


High-k  
Metal Gate

$$EOT = t_{high-k} \left( \frac{k_{\text{SiO}_2}}{k_{high-k}} \right)$$

- $k \uparrow$ ,  $C_{ox, inv} \uparrow$ ,  $I_{on} \uparrow$
- $k \uparrow$ ,  $t_{high-k} \uparrow$ , leakage  $\downarrow$



# High-k Dielectric reduces leakage substantially




Benefits compared to current process technologies

	High-k vs. SiO <sub>2</sub>	Benefit
Capacitance	60% greater	<i>Much faster transistors</i>
Gate dielectric leakage	> 100x reduction	<i>Far cooler</i>




# Reduce to Power ( $= CV_{DD}^2f$ ) by 3D transistor $\rightarrow$ small $V_{DD}$



- $SS \geq 60$  mV/decade for thermionic emission, **3D transistor**
- $SS \leq 60$  mV/decade  $\rightarrow$  Steep slope: NCFET, TFET(X)

# Planar MOSFET structure upto 20/22nm


Smallest dimension?



Historically,  $L$  is the technology node up to 250 nm/350 nm

# FinFET 3D transistors to reduce SS

## 22 nm 3-D Tri-Gate Transistor




3-D Tri-Gate transistors form conducting channels on three sides of a vertical fin structure, providing "fully depleted" operation

*Transistors have now entered the third dimension!*



# Make your own FinFET

- One piece of paper for each students
- $W_{fin}$  needs to be small:  
footprint, DIBL (electrostatic)


# 3D Transistors to Reduce SS



Planar FETs







3D transistors



Source: Intel

- **Current can NOT go through at  $V_{gs}=0V$ .**
- **SS approaches 60 mV/dec (70 mV in real devices)**
- **Thinner is better?**

ref: C.Hu, "Modern Semicon. Devices for ICs" 2010, Pearson



- $\mu(110) \sim \mu(001)$
- Volume Quantization in (110) double gate FET Enhances electron mobility
- (110) sidewalls are much easier to reach volume inversion.

## *FinFET特性 : Intel 22nm (where is 22 nm?)*

	Intel (22 nm) [1]	TSMC (16nm)[2]	Intel (14nm)[3]	IBM (14nm)[4]
<b>Fin pitch (nm)</b>	<b>60</b>	<b>48</b>	<b>42</b>	<b>42</b>
<b>Gate pitch (nm)</b>	<b>90</b>	<b>90</b>	<b>70</b>	<b>80</b>
<b>Fin height (nm)</b>	<b>38</b>		<b>42</b>	
<b>On current (uA/um)</b>	<b>@Vdd=0.8 I<sub>off</sub>=10nA PMOS: 950 NMOS: 1070</b>	<b>@Vdd=0.75 PMOS:960 NMOS: 925</b>	<b>@Vdd=0.7 PMOS: 1040 NMOS: 1040</b>	<b>@Vdd=0.8 PMOS: 935 NMOS: 808</b>
<b>DIBL(mV/V)</b>	<b>PMOS: 50 NMOS: 46</b>	<b>&lt;40</b>	<b>PMOS: ~60 NMOS: ~75</b>	<b>~40</b>
<b>S.S. (mV/dec)</b>	<b>PMOS: 72 NMOS: 69</b>	<b>&lt;70</b>	<b>~65</b>	<b>PMOS: 71 NMOS: 67</b>

Ref[1]:Auth, Chris, et al. VLSI 2012  
 Ref[2] : IEDM 2013  
 Ref[3]: S. Natarajan , et al. IEDM 2014  
 Ref[4]: C-H. Lin , et al. IEDM 2014

- **Intel has the largest on current than others.**
- **Intel use self-aligned double patterning(SADP) to form minimum interconnects pitch of 52nm (M2).**






# Beyond FinFET: Gate All Around

- **Defect control**

- laser annealing
- defect etching to form GAA)

- **Roughness**  
- junctionless




- **Contact resistivity**  
- high doping

- **Gate stack**  
-  $\text{Al}_2\text{O}_3/\text{GeO}_2$  (Not good enough)

# Beyond FinFET: stacked GAA

- Epi
- strain engineering: **fully compressive strain for stacked GeSn channels**
- defect and dislocation: **defect confinement at Ge/SOI interface**
- inter-channel uniformity: **sacrificial layers design**






- Channel release
- etching selectivity: **H<sub>2</sub>O<sub>2</sub> etching**
- Inter-channel uniformity & line edge roughness: **sacrificial layers etching with ultrasonic assist technique**
- effective mass & strain after channel release: **biaxial to uniaxial strain & microbridge effect**

- S/D:
- high doping
- low parasitic resistance
- Optimization for *in-situ* doped GeSn S/D and PtGeSn/PtGe formation to decrease parasitic resistance are achieved.

- Low thermal budget gate stacks
- low D<sub>it</sub> of IL, high-k material, and low dispersion: **TiN/ZrO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>+RTO with 400°C thermal budget**



# Solution to stacked channel

## Channel release by $\text{H}_2\text{O}_2$ etching




- Pure  $\text{Cl}_2$  or  $\text{HBr}$  anisotropic etching to form the fin-structure.
- $\text{H}_2\text{O}_2$  wet etching further removes the Ge sacrificial layer to form stacked GeSn wires.
- $\text{SnO}_x$  remains on GeSn surface to achieve high etching selectivity.

# Stacked 3 channels $\text{Ge}_{0.93}\text{Sn}_{0.07}$ JL pGAAFETs with optimum ultrasonic-assisted $\text{H}_2\text{O}_2$ process




Parasitic Si channel



- $I_{\text{on}}=1975\ \mu\text{A}/\mu\text{m}$  at  $V_{\text{OV}}=V_{\text{DS}}=-1\text{V}$  with 3 channels.
- Si parasitic channels has much smaller  $I_{\text{on}}$  and due to large  $\Delta E_v$  at Ge/Si, parasitic resistance for un-intentionally doped Ge and lightly doped Si.

# 3D NAND Flash




SGD: select gate at the drain end  
SGS: select gate at the source end

Source: Western Digital, DevelopEX 2017


# 3D NAND (96, 128 L)

- 3D NAND Flash structure




- Structure
  - SONOS

Silicon-Oxide-Nitride-Oxide-Silicon



# 3D IC




- Scaling faces physical and cost limits.
- Size reduction
- High interconnect density
  - Faster
  - Less power consumption
- Hetero-integration
  - Memory, logic, optical, MEMS, RF chip



TSMC course



# High Bandwidth Memory




Copyright (c) 2013 Hiroshige Goto All rights reserved.

- Stacked DRAM dies, connected by TSVs
- Size reduction, but high density

# DRAM on Application Processor



Source: TSMC

DRAM  
InFO with TIV



- Vertical interconnects in molding compound (TIV)
- Stacked DRAM dies on application processor (AP)
- No additional substrate  
→ Low cost


# DRAM Architecture




Samsung 26nm 4Gb DRAM cross-section (source: Chipworks)

- DRAM consists of
    - 1. RCAT (Recessed Channel Array Transistor)
    - 2. Capacitor
    - 3. Peripheral transistor (regular logic transistor)
- } 1T/1C

# RCAT




DRAM cell scaling




- Retention time  $\rightarrow$  64 ms (JEDEC Spec.)  $\rightarrow$  need low leakage current (1fA/cell)<sup>[1]</sup>
- DRAM cell scaling  $\rightarrow$  short channel effect
- DRAM cell transistor should be **long channel** to reduce the off current.

# RCAT



Planar transistor

Increase the channel length



RCAT

- Channel length of transistor increases by recessed channel to prevent short channel effect.
  - Planar transistor → 1-dimensional channel
  - RCAT (Recessed channel Access Transistor) → 2-dimensional channel
  - Channel length: RCAT ( $L+2H$ ) > Planar transistor  $L$

# Emerging memory


(source: IEEE Solid State circuit Mag.) Col.8 no.43, 2016))

**TABLE 1. DEVICE CHARACTERISTICS OF MAINSTREAM AND EMERGING MEMORY TECHNOLOGIES.**

	MAINSTREAM MEMORIES				EMERGING MEMORIES		
	SRAM	DRAM	FLASH		STT-MRAM	PCRAM	RRAM
			NOR	NAND			
Cell area	>100 F <sup>2</sup>	6 F <sup>2</sup>	10 F <sup>2</sup>	<4F <sup>2</sup> (3D)	6~50F <sup>2</sup>	4~30F <sup>2</sup>	4~12F <sup>2</sup>
Multibit	1	1	2	3	1	2	2
Voltage	<1 V	<1 V	>10 V	>10 V	<1.5 V	<3 V	<3 V
Read time	~1 ns	~10 ns	~50 ns	~10 μs	<10 ns	<10 ns	<10 ns
Write time	~1 ns	~10 ns	10 μs–1 ms	100 μs–1 ms	<10 ns	~50 ns	<10 ns
Retention	N/A	~64 ms	>10 y	>10 y	>10 y	>10 y	>10 y
Endurance	>1E16	>1E16	>1E5	>1E4	>1E15	>1E9	>1E6~1E12
Write energy (J/bit)	~fj	~10fj	~100pj	~10fj	~0.1pj	~10pj	~0.1 pj

Notes: F: feature size of the lithography. The energy estimation is on the cell-level (not on the array-level). PCRAM and RRAM can achieve less than 4F<sup>2</sup> through 3D integration. The numbers of this table are representative (not the best or the worst cases).

# Memory hierarchy



- To meet the high performance (high capacity, low latency , low power) → persistent memory, MRAM

# How much can you know

1. SiGe 的好處，至少一項
2. What is USB memory ? DRAM, FLASH, SRAM?
- 3 What is the PPACR?
4. FinFET 和平面電晶體之不同為何？
5. 寫出4種使 $I_{on}$ 變大的方法。
6. 為什麼 $I_{on}$ 要大？
7. 寫出2種使 $V_{dd}$ 變小的方法。



8. 為什麼V<sub>dd</sub>要小?

9. 理論上 5nm node 的電晶體面積是7nm node 的幾倍?

10. 10nm node 的下一代是幾奈米?

11. 18吋晶圓的面積是12吋晶圓的幾倍?

12. APPLE A10 的用FinFET or Planar transistor

13. What is the access transistor of DRAM?

14. How many layers of 3D NAND?

**15. What are memory gaps in memory Hierarchy ?**

# Summary

- Broad applications: A, B, C
- Smart phone is still the killer application
- New technologies (7,5, 3 nm) for computing
- Old technologies + background knowledge for More than Moore.
- MEMORY is the key to success